



ECE 431

Parallel Computer Architecture

Spring 2019

Dynamic Scheduling

Nikos Bellas

Electrical and Computer Engineering Department
University of Thessaly

Instruction Level Parallelism



- Instruction Level Parallelism can be exploited by hardware AND/OR software mechanisms
 - ✓ Typically, transparent to the user
- *Dynamic scheduling* refers to the arrangement of instruction execution by hardware mechanisms
 - ✓ Goal is to reduce stalls due to instruction dependences
 - ✓ Data dependences (RAW), Name dependences (WAW), Anti-dependences (WAR)
 - ✓ Maintain data flow and exception flow
- Dynamic scheduling handles successfully cases where data dependences are unknown at compile time
 - ✓ For example, when they involve pointer references

Dynamic Scheduling: the Idea



- Dynamic scheduling re-arranges instruction issue and execution to reduce pipeline stalls
- Consider the following code:


```
DIV.D    F0, F2, F4    ; Large latency
ADD.D    F10, F0, F8
SUB.D    F12, F8, F14
```

- The instruction *ADD.D* has to wait for *DIV.D* due to the *F0* data dependency
- *SUB.D* does not have to wait.
- Dynamic scheduling executes *SUB.D* **out-of-order always obeying RAW dependences.**

WAW and WAR dependences



- WAW and WAR dependences may stall a static pipeline when the CPU has few registers
- Compilers require a lot of registers to do register renaming and avoid WAR and WAW stalls



Not always possible to have two extra registers available (at compile time!)

Basic hardware structure for Tomasulo Algorithm




Tomasulo's algorithm widely used for dynamic scheduling in wide-issue machines

Three steps for instruction execution

- ✓ Issue (or dispatch)
- ✓ Execute (Not pipelined)
- ✓ Write back

EXAMPLE CODE

```
LD  F6, 34(R2)    ; 2 cycle latency
LD  F2, 45(R3)    ; 2 cycles
MULTD F0, F2, F4  ; 10 cycles
SUBD  F8, F6, F2  ; 2 cycles
DIVD  F10, F0, F6 ; 40 cycles
ADDD  F6, F8, F2  ; 2 cycles
```



Tomasulo Example



Instruction stream

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Write</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2				
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

3 Load/Buffers

Reservation Stations:

FU count
down

Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

3 FP Adder R.S.
2 FP Mult R.S.

Register result status:

Clock

0

Clock cycle
counter

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
FU									

Tomasulo Example Cycle 1



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1				Yes	34+R2
LD	F2	45+	R3					No	
MULTD	F0	F2	F4					No	
SUBD	F8	F6	F2					No	
DIVD	F10	F0	F6					No	
ADDD	F6	F8	F2					No	

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1				Load1					

Tomasulo Example Cycle 2



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Write</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1				Load1	Yes 34+R2
LD	F2	45+	R3	2				Load2	Yes 45+R3
MULTD	F0	F2	F4					Load3	No
SUBD	F8	F6	F2						
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2		Load2			Load1				

Note: Can have multiple loads outstanding

Tomasulo Example Cycle 3



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Busy	Address
				Comp	Result		
LD	F6	34+	R2	1	3	Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4	3		Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				V _j	V _k	Q _j	Q _k
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	Mult1	Load2		Load1					

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?

Tomasulo Example Cycle 4



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	3	No	
LD	F2	45+	R3	2	4	Yes	45+R3
MULTD	F0	F2	F4	3		No	
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	Op	S1 Vi	S2 Vk	RS Oj	RS Ok
Add1	Yes	SUBD	M(A1)				Load2
Add2	No						
Add3	No						
Mult1	Yes	MULTD			R(F4)		Load2
Mult2	No						

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	Mult1	Load2		M(A1)	Add1				

- Load2 completing; what is waiting for Load2?

Tomasulo Example Cycle 5



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	Mult1	M(A2)		M(A1)	Add1	Mult2			

- Timer starts down for Add1, Mult1

Tomasulo Example Cycle 6



Instruction status:

Instruction	j	k	Issue	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

Reservation Stations:

Time	Name	Busy	Op	$S1$ V_j	$S2$ V_k	RS Q_j	RS Q_k
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
6	Mult1	M(A2)		Add2	Add1	Mult2			

- Issue ADDD here despite name dependency on F6?

Tomasulo Example Cycle 7



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	Mult1	M(A2)		Add2	Add1	Mult2			

- Add1 (SUBD) completing; what is waiting for it?

Tomasulo Example Cycle 8



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	Mult1	M(A2)		Add2	(M-M)	Mult2			

Tomasulo Example Cycle 9



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9	Mult1	M(A2)		Add2	(M-M)	Mult2			

Tomasulo Example Cycle 10



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10			

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

- Add2 (ADDD) completing; what is waiting for it?

Tomasulo Example Cycle 11



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	FU	Mult1	M(A2)	(M-M+M)	(M-M)	Mult2			

- Write result of ADDD here
- All quick instructions complete in this cycle!

Tomasulo Example Cycle 12



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
3	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2		

Tomasulo Example Cycle 13



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
13	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2		

Tomasulo Example Cycle 14



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Tomasulo Example Cycle 15



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
15	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2		

- Mult1 (MULTD) completing; what is waiting for it?

Tomasulo Example Cycle 16



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

- Just waiting for Mult2 (DIVD) to complete



Faster than light computation
(skip a couple of cycles)

Tomasulo Example Cycle 55



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
55	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

Tomasulo Example Cycle 56



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56			
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

- Mult2 (DIVD) is completing; what is waiting for it?

Tomasulo Example Cycle 57



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	Load1	Load2	Load3	Busy	Address
LD	F6	34+	R2	1	3	4	No	No	No	
LD	F2	45+	R3	2	4	5	No	No	No	
MULTD	F0	F2	F4	3	15	16	No	No	No	
SUBD	F8	F6	F2	4	7	8	No	No	No	
DIVD	F10	F0	F6	5	56	57	No	No	No	
ADDD	F6	F8	F2	6	10	11	No	No	No	

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	M*F4	M(A2)		(M-M+N	(M-M)	Result			

- In-order issue, out-of-order execution and out-of-order completion.

Tomasulo Loop Example



```
Loop: LD          F0      0(R1)
      MULTD      F4      F0      F2
      SD          F4      0(R1)
      SUBI          R1      R1      #8
      BNEZ          R1      Loop
```

- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 4 clocks (hit)
- To be clear, will show clocks for SUBI, BNEZ
 - Reality: integer instructions ahead of FP Instructions
- Show a few iterations

Loop Example



Instruction status:

						Exec Write			
ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
Iteration Count	1	LD	F0	0	R1		Load1	No	
	1	MULTD	F4	F0	F2		Load2	No	
	1	SD	F4	0	R1		Load3	No	
	2	LD	F0	0	R1		Store1	No	
	2	MULTD	F4	F0	F2		Store2	No	
	2	SD	F4	0	R1		Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	No						SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30	
0	80										

Value of Register used for address, iteration control

Loop Example Cycle 1



Instruction status:

<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	R1	1		Yes	80	
						No		
						No		
						No		
						No		
						No		
						No		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No						LD F0 0 R1 ←
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	No						SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
1	80	Load1								

Loop Example Cycle 2



Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		No		
							No		
							No		
							No		
							No		
							No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Load1		Mult1						

Loop Example Cycle 3



Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		No		
1	SD	F4	0	R1	3		No		
	Store						Yes	80	Mult1
	Store2						No		
	Store3						No		

Reservation Stations:

Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Load1		Mult1						

- Implicit renaming sets up data flow graph

Loop Example Cycle 4



Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		No		
1	SD	F4	0	R1	3		No		
							Yes	80	Mult1
							No		
							No		

Reservation Stations:

Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

- Dispatching SUBI Instruction (not in FP queue)

Loop Example Cycle 5



Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	<i>Fu</i>
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		No		
1	SD	F4	0	R1	3		No		
							Yes	80	Mult1
							No		
							No		

Reservation Stations:

Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	<i>Fu</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	72		Load1		Mult1						

- And, BNEZ instruction (not in FP queue)

Loop Example Cycle 6



Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes 80	
1	MULTD	F4	F0	F2	2		Load2	Yes 72	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes 80	Mult1
							Store2	No	
							Store3	No	

Reservation Stations:

Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:
	Add1	No						LD F0 0 R1 ←
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Load2								
										Mult1

- Notice that F0 never sees Load from location 80

Loop Example Cycle 7



Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Yes	80	
1	MULTD	F4	F0	F2	2		Yes	72	
1	SD	F4	0	R1	3		No		
2	LD	F0	0	R1	6		Yes	80	Mult1
2	MULTD	F4	F0	F2	7		No		
							No		

Reservation Stations:

Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2 ←
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2	Mult2						

- Register file completely detached from computation
- First and Second iteration completely overlapped

Loop Example Cycle 8



Instruction status:

ITER	Instruction	j	k	Exec Write		Issue	Comp	Result	Busy	Addr	Fu
				S1	S2						
1	LD	F0	0	R1		1			Yes	80	
1	MULTD	F4	F0	F2		2			Yes	72	
1	SD	F4	0	R1		3			No		
2	LD	F0	0	R1		6			Yes	80	Mult1
2	MULTD	F4	F0	F2		7			Yes	72	Mult2
2	SD	F4	0	R1		8			No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1 ←
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	Fu	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72		Load2	Mult2							

Loop Example Cycle 9



Instruction status:

ITER	Instruction	j	k	Exec Write		Busy	Addr	Fu
				Issue	CompResult			
1	LD	F0	0	R1	1	Yes	80	
1	MULTD	F4	F0	F2	2	Yes	72	
1	SD	F4	0	R1	3	No		
2	LD	F0	0	R1	6	Yes	80	Mult1
2	MULTD	F4	F0	F2	7	Yes	72	Mult2
2	SD	F4	0	R1	8	No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8	←
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop		

Register result status

Clock	R1	Fu	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72		Load2		Mult2						

- Load1 completing: who is waiting?
- Note: Dispatching SUBI

Loop Example Cycle 10



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu	
				Issue	Comp	Result				
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	Yes	72
1	SD	F4	0	R1	3			Load3	No	
2	LD	F0	0	R1	6	10		Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
									S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Load2		Mult2						

- Load2 completing: who is waiting?

Loop Example Cycle 11



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
									S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3							

- Next load in sequence

Loop Example Cycle 12



Instruction status:

Exec Write

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2 ←
	Add3	No						SD F4 0 R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

- Why not issue third multiply?

Loop Example Cycle 13



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes 72 Mult2
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	S1	S2	RS
									Vk	Qj	Qk
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

Register result status

Clock	R1	Fu	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64		Load3	Mult2							

- Why not issue third store?

Loop Example Cycle 14



Instruction status:

Exec Write

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	<i>Fu</i>		
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	Load2	No			
1	SD	F4	0	R1	3		Load3	Yes	64		
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2 ←
	Add3	No						SD F4 0 R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	<i>Fu</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	64		Load3	Mult2							

- Mult1 completing. Who is waiting?

Loop Example Cycle 15



Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Exec	Write	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	No						SUBI R1 R1 #8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

- Mult2 completing. Who is waiting?

Loop Example Cycle 16



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	←
	Add3	No						SD	F4	0	R1	
4	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8	
	Mult2	No						BNEZ	R1	Loop		

Register result status

Clock	R1	Fu	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64		Load3		Mult1						

Loop Example Cycle 17



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes 64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	←
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8	
	Mult2	No						BNEZ	R1	Loop		

Register result status

Clock	R1	Fu	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64		Load3		Mult1						

Loop Example Cycle 18



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18		Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes 64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
								S1	S2	RS		
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8	←
	Mult2	No						BNEZ	R1	Loop		

Register result status

Clock	R1	Fu	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64		Load3		Mult1						

Loop Example Cycle 19



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18	19	Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	No
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8	19		Store3	Yes 64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:					
								S1	S2	RS			
	Add1	No						LD	F0	0	R1		
	Add2	No						MULTD	F4	F0	F2		
	Add3	No						SD	F4	0	R1		
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8		
	Mult2	No						BNEZ	R1	Loop			

Register result status

Clock	R1	Fu	F0	F2	F4	F6	F8	F10	F12	...	F30
19	56		Load3		Mult1						

Loop Example Cycle 20



Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu		
				Issue	Comp	Result					
1	LD	F0	0	R1	1	9	10	Load1	Yes	56	
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	R1	8	19	20	Store3	Yes	64	Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
									S1	S2	RS	
	Add1	No						LD	F0	0	R1	←
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8	
	Mult2	No						BNEZ	R1	Loop		

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
20	56	Fu	Load1	Mult1						

- **Once again: In-order issue, out-of-order execution and out-of-order completion.**

Tomasulo's algorithm advantages



- It achieves high performance without requiring the compiler to target code to a specific pipeline
 - ✓ It eliminates the need to re-compile all code when a new architecture arrives
 - ✓ Compiler independence is by far the most important reason for the commercial success of dynamic scheduling
- It can detect instruction independence at run-time when the compiler cannot
- It is very flexible
 - ✓ It continuously schedules instructions if there are no data dependences and no structural hazards
 - ✓ Based on data-flow execution

Hardware-based speculative execution



- BUT: Tomasulo's algorithm cannot be applied in its original form
- Two problems:
- No provision for control dependencies
 - We should not commit results before we are certain that the path will be taken – For example, loop iterations
 - Overcoming control dependencies is critical for wide, superscalar processors
- Precise exception model cannot be supported with out -of-order instruction completion
 - What if a later instruction *InsB* which causes an exception commits BEFORE an instruction *InsA*

InsA

....

InsB

Precise Exceptions in Speculative Execution



- Exceptions are unexpected situations that occur during program execution
 - *Faults* are due to the execution of a particular instruction (e.g. Divide By Zero or page fault)
 - *Traps* are user-invoked O/S calls (e.g. fwrite)
 - *Interrupts* are asynchronous external hardware events

Precise Exceptions in Speculative Execution



- An exception is *precise* if the saved processor state corresponds to the sequential mode of program execution where one instruction execution ends before the next begins
- All instructions before the faulty one have committed and all instructions after have not modified the state of the machine and should start executing from the beginning
- The effect of the faulty instruction on the state of the system depends on definition of the architecture and the cause of the exception

Precise Exceptions in Speculative Execution



- There are terminating and non-terminating exceptions.
 - The former are usually program errors
- For example, timer or I/O exceptions are non-terminating. The execution of the instruction should *restart* after servicing the exception.
- Privileged instructions can only be executed in supervisor mode and will cause a fault.
- Unimplemented opcodes can be emulated in software and also cause a fault.

Precise Exceptions in Speculative Execution



- Exceptions should never be raised on instructions that will not execute
- Control dependent speculative instructions
 - e.g. Speculative memory instructions

Hardware-based speculative execution




Four steps for instruction execution

- ✓ Issue (or dispatch)
- ✓ Execute
- ✓ Write back
- ✓ Commit (or Retire)

Do not modify the architectural state unless you are certain that the instruction will execute

A new data structure:
Reorder Buffer (ROB)



Speculative execution



- Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 4 clocks (hit)
- We will show clocks for branching overhead instructions

Speculative execution



Instruction stream

Reorder Buffer

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F0	0	R1		
MULD	F4	F0	F2		
SD	F4	0	R1		
DADDIU	R1	R1	#-8		
BNE	R1	R2	Loop		

Reorder Buffer

Busy Instruction State Dest Value

1					
2					
3					
4					
5					
6					
7					
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>	<i>Dest</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	
	Load1							
	Load2							
	Add1							
	Add2							
	Add3							
	Mult1							
	Mult2							

3 FP Adder R.S.
2 FP Mult R.S.

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Reorder #									
Busy									

Clock cycle counter

Speculative execution: Cycle 1



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F0	0	R1	1	
MULD	F4	F0	F2		
SD	F4	0	R1		
DADDIU	R1	R1	#-8		
BNE	R1	R2	Loop		

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	Issue	F0	
2					
3					
4					
5					
6					
7					
8					
9					
10					

Reservation Stations:

<i>Time Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vi</i>	<i>S2 Vk</i>	<i>RS Oi</i>	<i>RS Ok</i>	<i>Dest</i>
Load1	Yes	LD	0+R1			#1	
Load2	No						
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
Mult2	No						

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1	Reorder #	1								
	Busy	Yes								

Speculative execution: Cycle 2



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F0	0	R1	1	
MULD	F4	F0	F2	2	
SD	F4	0	R1		
DADDIU	R1	R1	#-8		
BNE	R1	R2	Loop		

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3					
4					
5					
6					
7					
8					
9					
10					

Reservation Stations:

<i>Time Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>	<i>Dest</i>
Load1	Yes	LD	0+R1	0	0	#1	
Load2	No						
Add1	No						
Add2	No						
Add3	No						
Mult1	Yes	MULD	R(F2)	#1	#2		
Mult2	No						

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
2	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 3



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F0	0	R1	1	
MULD	F4	F0	F2	2	
SD	F4	0	R1	3	
DADDIU	R1	R1	#-8		
BNE	R1	R2	Loop		

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4					
5					
6					
7					
8					
9					
10					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>R\$ Qk</i>	<i>Dest</i>
Load1	Yes	LD	0+R1				#1	
Load2	No							
Add1	No							
Add2	No							
Add3	No							
Mult1	Yes	MULD		R(F2)	#1		#2	
Mult2	No							

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 4



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F0	0	R1	1	
MULD	F4	F0	F2	2	
SD	F4	0	R1	3	
DADDIU	R1	R1	#-8	4	
BNE	R1	R2	Loop		

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	Issue	R1	
5					
6					
7					
8					
9					
10					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>R\$ Qk</i>	<i>Dest</i>
Load1	Yes	LD	0+R1				#1	
Load2	No							
Add1	Yes	DADDIU	R1	-8			#4	
Add2	No							
Add3	No							
Mult1	Yes	MULD		R(F2)	#1		#2	
Mult2	No							

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
4	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 5



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F0	0	R1	1	
MULD	F4	F0	F2	2	
SD	F4	0	R1	3	
DADDIU	R1	R1	#-8	4	5
BNE	R1	R2	Loop	5	

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3	Yes	SD	Issue	M(0+R1) #2	
4	Yes	DADDIU	Exec	R1	
5	Yes	BNE	Issue		
6					
7					
8					
9					
10					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>R\$ Qk</i>	<i>Dest</i>
Load1	Yes	LD	0+R1				#1	
Load2	No							
Add1	Yes	DADDIU	R1	8			#4	
Add2	Yes	BNE		R2	#4			
Add3	No							
Mult1	Yes	MULD		R(F2)	#1		#2	
Mult2	No							

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 6



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Write</i>	<i>Commit</i>
LD	F0	0	R1	1		
MULD	F4	F0	F2	2		
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	
LD	F0	0	R1	6		
MULD	F4	F0	F2			
SD	F4	0	R1			
DADDIU	R1	R1	#-8			
BNE	R1	R2	Loop			

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	Issue		
6	Yes	LD	Issue	F0	
7					
8					
9					
10					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>R_s</i>	<i>Dest</i>
				<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>	
Load1	Yes	LD		80			#1	
Load2	Yes	LD			#4		#6	
Add1	Yes	DADDIU	R1	-8			#4	
Add2	Yes	BNE		R2	#4			
Add3	No							
Mult1	Yes	MULD		R(F2)	#1		#2	
Mult2	No							

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6	Reorder #	6		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 7



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Write Result</i>	<i>Commit</i>
LD	F0	0	R1	1		
MULD	F4	F0	F2	2		
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6		
MULD	F4	F0	F2	7		
SD	F4	0	R1			
DADDIU	R1	R1	#-8			
BNE	R1	R2	Loop			

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	No	DADDIU	WrRes	R1	72
5	Yes	BNE	Exec		
6	Yes	LD	Exec	F0	
7	Yes	MULD	Issue	F4	
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>R_s</i>	<i>Q_j</i>	<i>Q_k</i>	Dest
Load1		Yes	LD	80					#1	
Load2		Yes	LD	72					#6	
Add1										
Add2		Yes	BNE	72	R2					
Add3		No								
Mult1		Yes	MULD		R(F2)	#1			#2	
Mult2		Yes	MULD		R(F2)	#6			#7	

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
7	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 8



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Write</i>	<i>Result</i>	<i>Commit</i>
LD	F0	0	R1	1			
MULD	F4	F0	F2	2			
SD	F4	0	R1	3			
DADDIU	R1	R1	#-8	4	5	6	
BNE	R1	R2	Loop	5	6	7	
LD	F0	0	R1	6			
MULD	F4	F0	F2	7			
SD	F4	0	R1	8			
DADDIU	R1	R1	#-8				
BNE	R1	R2	Loop				

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	Exec	F0	
7	Yes	MULD	Issue	F4	
8	Yes	SD	Issue	72	#7
9					
10					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>R_s</i>	<i>Dest</i>
				<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>	
	Load1	Yes	LD	80			#1	
	Load2	Yes	LD	72			#6	
	Add1	No						
	Add2	No						
	Add3	No						
	Mult1	Yes	MULD		R(F2)	#1	#2	
	Mult2	Yes	MULD		R(F2)	#6	#7	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 9



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec <i>Comp</i>	Write <i>Result</i>	Commit
LD	F0	0	R1	1	9	
MULD	F4	F0	F2	2		
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6		
MULD	F4	F0	F2	7		
SD	F4	0	R1	8		
DADDIU	R1	R1	#-8	9		
BNE	R1	R2	Loop			

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD	Exec	F0	
2	Yes	MULD	Issue	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	Exec	F0	
7	Yes	MULD	Issue	F4	
8	Yes	SD	Issue	72	#7
9	Yes	DADDIU	Issue	R1	
10					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>R\$</i> <i>Qk</i>	Dest
Load1	Yes	LD	80				#1	
Load2	Yes	LD	72				#6	
Add1	Yes	DADDIU	72	-8			#9	
Add2	No							
Add3	No							
Mult1	Yes	MULD		R(F2)	#1		#2	
Mult2	Yes	MULD		R(F2)	#6		#7	

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
9	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 10



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	<i>Commit</i>
LD	F0	0	R1	1	9	10
MULD	F4	F0	F2	2		
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6	10	
MULD	F4	F0	F2	7		
SD	F4	0	R1	8		
DADDIU	R1	R1	#-8	9	10	
BNE	R1	R2	Loop	10		

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD	WrRes	F0	M(80)
2	Yes	MULD	Exec	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	Exec	F0	
7	Yes	MULD	Issue	F4	
8	Yes	SD	Issue	72	#7
9	Yes	DADDIU	Exec	R1	64
10	Yes	BNE	Issue		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>	<i>RS Dest</i>
Load1	Yes	LD	80				#1	
Load2	Yes	LD	72				#6	
Add1	Yes	DADDIU	72	-8			#9	
Add2	Yes	BNE		R2	#9			
Add3	No							
Mult1	Yes	MULD	M(80)	R(F2)			#2	
Mult2	Yes	MULD		R(F2)	#6		#7	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 11



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	<i>Commit</i>		
LD	F0	0	R1	1	9	10	11	
MULD	F4	F0	F2	2				
SD	F4	0	R1	3				
DADDIU	R1	R1	#-8	4	5	6		
BNE	R1	R2	Loop	5	6	7		
LD	F0	0	R1	6	10	11		
MULD	F4	F0	F2	7				
SD	F4	0	R1	8				
DADDIU	R1	R1	#-8	9	10	11		
BNE	R1	R2	Loop	10	11			

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	No	LD	Commit	F0	M(80)
2	Yes	MULD	Exec	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	WrRes	F0	M(72)
7	Yes	MULD	Exec	F4	
8	Yes	SD	Issue	72	#7
9	Yes	DADDIU	WrRes	R1	64
10	Yes	BNE	Exec		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>	<i>Dest</i>
	Load1	No						
	Load2	No						
	Add1	No						
	Add2	Yes	BNE		R2		#9	
	Add3	No						
	Mult1	Yes	MULD	M[80]	R(F2)		#2	
	Mult2	Yes	MULD	M[72]	R(F2)		#7	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	Reorder #	M[72]		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 12



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	<i>Commit</i>
LD F0	0	R1	1	9	10	11
MULD F4	F0	F2	2			
SD F4	0	R1	3			
DADDIU R1	R1	#-8	4			
BNE R1	R2	Loop	5	5	6	
LD F0	0	R1	6	6	7	
MULD F4	F0	F2	7	10	11	
SD F4	0	R1	8			
DADDIU R1	R1	#-8	9	10	11	
BNE R1	R2	Loop	10	11	12	

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	No	LD	Commit	F0	M(80)
2	Yes	MULD	Exec	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	WrRes	F0	M(72)
7	Yes	MULD	Exec	F4	
8	Yes	SD	Issue	72	#7
9	Yes	DADDIU	WrRes	R1	
10	Yes	BNE	WrRes		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>	<i>RS Dest</i>
Load1	No							
Load2	No							
Add1	No							
Add2	No							
Add3	No							
Mult1	Yes	MULD	M[80]	R(F2)				#2
Mult2	Yes	MULD	M[72]	R(F2)				#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
12	Reorder #			7						
	Busy			Yes						

Speculative execution: Cycle 13



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	<i>Commit</i>	
LD	F0	0	R1	1	9	10	11
MULD	F4	F0	F2	2			
SD	F4	0	R1	3			
DADDIU	R1	R1	#-8	4	5	6	
BNE	R1	R2	Loop	5	6	7	
LD	F0	0	R1	6	10	11	
MULD	F4	F0	F2	7			
SD	F4	0	R1	8			
DADDIU	R1	R1	#-8	9	10	11	
BNE	R1	R2	Loop	10	11	12	

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	No	LD	Commit	F0	M(80)
2	Yes	MULD	Exec	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	WrRes	F0	M(72)
7	Yes	MULD	Exec	F4	
8	Yes	SD	Issue	72	#7
9	Yes	DADDIU	WrRes	R1	64
10	Yes	BNE	WrRes		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>	<i>Dest</i>
	Load1	No						
	Load2	No						
	Add1	No						
	Add2	No						
	Add3	No						
	Mult1	Yes	MULD	M[80]	R(F2)		#2	
	Mult2	Yes	MULD	M[72]	R(F2)		#7	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
13									
Reorder #	7								
Busy	Yes								

Speculative execution: Cycle 14



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Write</i>	<i>Commit</i>
LD	F0	0	R1	1	9	10 11
MULD	F4	F0	F2	2	14	
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6	10	11
MULD	F4	F0	F2	7		
SD	F4	0	R1	8		
DADDIU	R1	R1	#-8	9	10	11
BNE	R1	R2	Loop	10	11	12

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	No	LD	Commit	F0	M(80)
2	Yes	MULD	Exec	F4	
3	Yes	SD	Issue	M(0+R1)	#2
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	WrRes	F0	M(72)
7	Yes	MULD	Exec	F4	
8	Yes	SD	Issue	72	#7
9	Yes	DADDIU	WrRes	R1	64
10	Yes	BNE	WrRes		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>R_s</i>	<i>Dest</i>
				<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>	
Load1		No						
Load2		No						
Add1		No						
Add2		No						
Add3		No						
Mult1		Yes	MULD	M[80]	R(F2)			#2
Mult2		Yes	MULD	M[72]	R(F2)			#7

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	Reorder #			7						
	Busy			Yes						

Speculative execution: Cycle 15



Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>	<i>Commit</i>
LD	F0	0	R1	1	9	10 11
MULD	F4	F0	F2	2	14	15
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6	10	11
MULD	F4	F0	F2	7	15	
SD	F4	0	R1	8		
DADDIU	R1	R1	#-8	9	10	11
BNE	R1	R2	Loop	10	11	12

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	No	LD	Commit	F0	M(80)
2	Yes	MULD	WrRes	F4	M(80)*F0
3	Yes	SD	Issue	M(0+R1)	M(80)*F0
4	Yes	DADDIU	WrRes	R1	72
5	Yes	BNE	WrRes		
6	Yes	LD	WrRes	F0	M(72)
7	Yes	MULD	Exec	F4	
8	Yes	SD	Issue	72	#7
9	Yes	DADDIU	WrRes	R1	64
10	Yes	BNE	WrRes		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>	<i>RS Dest</i>
Load1	No							
Load2	No							
Add1	No							
Add2	No							
Add3	No							
Mult1	No							
Mult2	Yes	MULD	M[72]	R(F2)				#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
15	Reorder #			7						
	Busy			Yes						

Speculative execution: Cycle 16



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Commit
LD	F0	0	R1	1	9	10
MULD	F4	F0	F2	2	14	15
SD	F4	0	R1	3	16	
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6	10	11
MULD	F4	F0	F2	7	15	16
SD	F4	0	R1	8		
DADDIU	R1	R1	#-8	9	10	11
BNE	R1	R2	Loop	10	11	12

Reorder Buffer

Busy	Instruction	State	Dest	Value
No	LD	Commit	F0	M(80)
No	MULD	Commit	F4	M(80)*F2
Yes	SD	Exec	M(0+R1)	M(80)*F2
Yes	DADDIU	WrRes	R1	72
Yes	BNE	WrRes		
Yes	LD	WrRes	F0	M(72)
Yes	MULD	Exec	F4	M(72)*F2
Yes	SD	Issue	72	M(72)*F2
Yes	DADDIU	WrRes	R1	64
Yes	BNE	WrRes		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>RS</i> <i>Dest</i>
	Load1	No						
	Load2	No						
	Add1	No						
	Add2	No						
	Add3	No						
	Mult1	No						
	Mult2	No						

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16									
Reorder #	7								
Busy	Yes								

- In-order issue, out-of-order execution and in-order completion (commit).

Speculation and Dependences



The STORE instructions write to memory when they commit
The LOAD instructions load from memory at EXEC stage

RAW dependences

```
SD F0, O(R1)
.....
LD F1, O(R1)
```



Do not initiate a LOAD from memory if a STORE occupies an earlier active ROB entry with the same **Address**

WAW and WAR dependences

WAW and WAR hazards cannot happen since stores always execute in order when the store is at the head of the ROB

How do we exploit ILP?



- Previous examples only showed one commit per cycle
 - Although multiple instructions executed per cycle
- Dynamic scheduling can issue and commit multiple instructions per cycle
 - Multiple instruction issue per cycle is bottleneck (typically 4 instr/cycle)
 - Need to check for dependences and to update ROB and Res. Station in a single cycle
- All instructions ready to commit can do so provided they are in successive locations in the Reorder Buffer.

Issue Logic As ILP Bottleneck



6-issue CPU

add \$t1, \$t2, \$t3

sub \$t1, \$t1, \$t2

add \$t2, \$t1, \$t2

sub \$t1, \$t3, \$t2

add \$t1, \$t1, \$t2

sub \$t1, \$t3, \$t1

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	add	Issue	\$t1	\$t2+\$t3
2					
3					
4					
5					
6					
7					
8					
9					
.					
.					

Register Result Status

	\$t1	\$t2	\$t3	\$t4
Reorder #	#1			
Busy	Yes	No	No	No

Issue Logic As ILP Bottleneck



6-issue CPU

add \$t1, \$t2, \$t3

sub \$t1, \$t1, \$t2

add \$t2, \$t1, \$t2

sub \$t1, \$t3, \$t2

add \$t1, \$t1, \$t2

sub \$t1, \$t3, \$t1

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	add	Issue	\$t1	\$t2+\$t3
2	Yes	sub	Issue	\$t1	#1 +\$t2
3					
4					
5					
6					
7					
8					
9					
.					
.					

Register Result Status

	\$t1	\$t2	\$t3	\$t4
Reorder #	#2			
Busy	Yes	No	No	No

Issue Logic As ILP Bottleneck



6-issue CPU

add \$t1, \$t2, \$t3

sub \$t1, \$t1, \$t2

add \$t2, \$t1, \$t2

sub \$t1, \$t3, \$t2

add \$t1, \$t1, \$t2

sub \$t1, \$t3, \$t1

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	add	Issue	\$t1	\$t2+\$t3
2	Yes	sub	Issue	\$t1	#1 +\$t2
3	Yes	add	Issue	\$t2	#2 +\$t2
4					
5					
6					
7					
8					
9					
.					
.					

Register Result Status

	\$t1	\$t2	\$t3	\$t4
Reorder #	#2	#3		
Busy	Yes	Yes	No	No

Issue Logic As ILP Bottleneck



6-issue CPU

add \$t1, \$t2, \$t3

sub \$t1, \$t1, \$t2

add \$t2, \$t1, \$t2

sub \$t1, \$t3, \$t2

add \$t1, \$t1, \$t2

sub \$t1, \$t3, \$t1

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	add	Issue	\$t1	\$t2 + \$t3
2	Yes	sub	Issue	\$t1	#1 + \$t2
3	Yes	add	Issue	\$t2	#2 + \$t2
4	Yes	sub	Issue	\$t1	\$t3 + #3
5					
6					
7					
8					
9					
.					
.					

Register Result Status

	\$t1	\$t2	\$t3	\$t4
Reorder #	#4	#3		
Busy	Yes	Yes	No	No

Issue Logic As ILP Bottleneck



6-issue CPU

add \$t1, \$t2, \$t3

sub \$t1, \$t1, \$t2

add \$t2, \$t1, \$t2

sub \$t1, \$t3, \$t2

add \$t1, \$t1, \$t2

sub \$t1, \$t3, \$t1

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	add	Issue	\$t1	\$t2 + \$t3
2	Yes	sub	Issue	\$t1	#1 + \$t2
3	Yes	add	Issue	\$t2	#2 + \$t2
4	Yes	sub	Issue	\$t1	\$t3 + #3
5	Yes	add	Issue	\$t1	#4 + #3
6					
7					
8					
9					
.					
.					

Register Result Status

	\$t1	\$t2	\$t3	\$t4
Reorder #	#5	#3		
Busy	Yes	Yes	No	No

Issue Logic As ILP Bottleneck



ALL THESE IN A SINGLE CLOCK CYCLE

add \$t1, \$t2, \$t3

sub \$t1, \$t1, \$t2

add \$t2, \$t1, \$t2

sub \$t1, \$t3, \$t2

add \$t1, \$t1, \$t2

sub \$t1, \$t3, \$t1

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	add	Issue	\$t1	\$t2 + \$t3
2	Yes	sub	Issue	\$t1	#1 + \$t2
3	Yes	add	Issue	\$t2	#2 + \$t2
4	Yes	sub	Issue	\$t1	\$t3 + #3
5	Yes	add	Issue	\$t1	#4 + #3
6	Yes	sub	Issue	\$t1	\$t3 + #5
7					
8					
9					
.					
.					

Register Result Status

	<i>\$t1</i>	<i>\$t2</i>	<i>\$t3</i>	<i>\$t4</i>
<i>Reorder #</i>	#6	#3		
<i>Busy</i>	Yes	Yes	No	No